A CMOS VLSI layout and verification of a 3 x 3 processor parallel computer has been completed. The layout was done using the MAGIC tool and the verification using HSPICE. Suggestions for expanding the computer into a million processor network are presented. Many problems that might be encountered when implementing a massively parallel computer are discussed.
"synopsis" may belong to another edition of this title.
Seller: BargainBookStores, Grand Rapids, MI, U.S.A.
Paperback or Softback. Condition: New. CMOS VLSI Layout and Verification of a SIMD Computer. Book. Seller Inventory # BBS-9781288910304
Seller: Majestic Books, Hounslow, United Kingdom
Condition: New. Print on Demand pp. 78. Seller Inventory # 390042074
Quantity: 4 available
Seller: Books Puddle, New York, NY, U.S.A.
Condition: New. Print on Demand pp. 78. Seller Inventory # 26390606341
Seller: Biblios, Frankfurt am main, HESSE, Germany
Condition: New. PRINT ON DEMAND pp. 78. Seller Inventory # 18390606351
Seller: Mispah books, Redhill, SURRE, United Kingdom
Paperback. Condition: Like New. Like New. book. Seller Inventory # ERICA79612889103046