Verilog HDL Synthesis, A Practical Primer - Softcover

Bhasker, J

 
9780984629220: Verilog HDL Synthesis, A Practical Primer

Synopsis

With this book, you can: - Start writing synthesizable Verilog models quickly. - See what constructs are supported for synthesis and how these map to hardware so that you can get the desired logic. - Learn techniques to help avoid having functional mismatches. - Immediately start using many of the models for commonly used hardware elements described for your own use or modify these for your own application.

"synopsis" may belong to another edition of this title.

About the Author

J. Bhasker is the chair of the IEEE PAR 1364.1 Verilog Synthesis Interoperability Working Group that is working towards standardizing a Verilog subset for RTL synthesis. He is one of the main architects of the ArchSyn synthesis system developed at Bell Labs. He has taught Verilog HDL and Verilog HDL synthesis to many AT&T/Lucent designers. He is also the author of the bestselling book "A Verilog HDL Primer".

"About this title" may belong to another edition of this title.

Other Popular Editions of the Same Title

9780965039154: Verilog Hdl Synthesis: A Practical Primer

Featured Edition

ISBN 10:  0965039153 ISBN 13:  9780965039154
Publisher: Star Galaxy Pub, 1998
Softcover