High Level Synthesis of ASICs under Timing and Synchronization Constraints: 177 (The Springer International Series in Engineering and Computer Science, 177) - Hardcover
Synopsis
Computer-aided synthesis of digital circuits from behavioral level specifications offers an effective means to deal with increasing complexity of digital hardware design. High Level Synthesis of ASICs Under Timing and Synchronization Constraints addresses both theoretical and practical aspects in the design of a high-level synthesis system that transforms a behavioral level description of hardware to a synchronous logic-level implementation consisting of logic gates and registers.
High Level Synthesis of ASICs Under Timing and Synchronization Constraints addresses specific issues in applying high-level synthesis techniques to the design of ASICs. This complements previous results achieved in synthesis of general-purpose and signal processors, where data-path design is of utmost importance. In contrast, ASIC designs are often characterized by complex control schemes, to support communication and synchronization with the environment. The combined design of efficient data-path control-unit is the major contribution of this book.
Three requirements are important in modeling ASIC designs: concurrency, external synchronization, and detailed timing constraints. The objective of the research work presented here is to develop a hardware model incorporating these requirements as well as synthesis algorithms that operate on this hardware model.
The contributions of this book address both the theory and the implementation of algorithm for hardware synthesis.
"synopsis" may belong to another edition of this title.
Other Popular Editions of the Same Title
Search results for High Level Synthesis of ASICs under Timing and Synchronizati...
Stock Image
High Level Synthesis of Asics Under Timing and Synchronization Constraints
Seller: ThriftBooks-Atlanta, AUSTELL, GA, U.S.A.
Seller rating 5 out of 5 stars
Hardcover. Condition: Very Good. No Jacket. May have limited writing in cover pages. Pages are unmarked. ~ ThriftBooks: Read More, Spend Less 1.35. Seller Inventory # G0792392442I4N00
Seller Image
High Level Synthesis of ASICs under Timing and Synchronization Constraints. The Kluwer International Series in Engineering and Computer Science,
Seller: books4less (Versandantiquariat Petra Gros GmbH & Co. KG), Welling, Germany
Seller rating 5 out of 5 stars
gebundene Ausgabe. Condition: Gut. 294 Seiten; Das hier angebotene Buch stammt aus einer teilaufgelösten wissenschaftlichen Bibliothek und trägt die entsprechenden Kennzeichnungen (Rückenschild, Instituts-Stempel.); Schnitt und Einband sind etwas staubschmutzig; der Buchzustand ist ansonsten ordentlich und dem Alter entsprechend gut. Text in ENGLISCHER Sprache! Sprache: Englisch Gewicht in Gramm: 700. Seller Inventory # 1581843
Stock Image
High Level Synthesis of ASICs under Timing and Synchronization Constraints
Published by
Kluwer Academic Publishers, Boston, 1992
ISBN 10: 0792392442
ISBN 13: 9780792392446
Used
Hardcover
Seller: PsychoBabel & Skoob Books, Didcot, United Kingdom
Seller rating 5 out of 5 stars
hardcover. Condition: Very Good. Dust Jacket Condition: No Dust Jacket. Name from previous owner on FEP. Light surface wear to covers and slightly softened corners, though otherwise binding is very well preserved. Pages are clean and crisp, and printing is tight, clean and bright throughout. No Dust Jacket. MB. Used. Seller Inventory # 248464
Stock Image
High Level Synthesis of ASICs under Timing and Synchronization Constraints (The Springer International Series in Engineering and Computer Science, 177)
Seller: GoldBooks, Denver, CO, U.S.A.
Seller rating 5 out of 5 stars
Condition: new. Seller Inventory # 56T85_69_0792392442
Stock Image
High Level Synthesis of ASICs under Timing and Synchronization Constraints (The Springer International Series in Engineering and Computer Science, 177)
Seller: Lucky's Textbooks, Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
Condition: New. Seller Inventory # ABLIING23Feb2416190185759
Stock Image
High Level Synthesis of ASICs under Timing and Synchronization Constraints (The Springer International Series in Engineering and Computer Science, 177)
Seller: Ria Christie Collections, Uxbridge, United Kingdom
Seller rating 5 out of 5 stars
Condition: New. In. Seller Inventory # ria9780792392446_new
Buy New
£ 139.22
Shipping:
£ 11.98
From United Kingdom to U.S.A.
Quantity: Over 20 available
Seller Image
High Level Synthesis of ASICs under Timing and Synchronization Constraints
Print on DemandSeller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Buch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Computer-aided synthesis of digital circuits from behavioral level specifications offers an effective means to deal with increasing complexity of digital hardware design. High Level Synthesis of ASICs Under Timing and Synchronization Constraints addresses both theoretical and practical aspects in the design of a high-level synthesis system that transforms a behavioral level description of hardware to a synchronous logic-level implementation consisting of logic gates and registers. High Level Synthesis of ASICs Under Timing and Synchronization Constraints addresses specific issues in applying high-level synthesis techniques to the design of ASICs. This complements previous results achieved in synthesis of general-purpose and signal processors, where data-path design is of utmost importance. In contrast, ASIC designs are often characterized by complex control schemes, to support communication and synchronization with the environment. The combined design of efficient data-path control-unit is the major contribution of this book. Three requirements are important in modeling ASIC designs: concurrency, external synchronization, and detailed timing constraints. The objective of the research work presented here is to develop a hardware model incorporating these requirements as well as synthesis algorithms that operate on this hardware model. The contributions of this book address both the theory and the implementation of algorithm for hardware synthesis. 312 pp. Englisch. Seller Inventory # 9780792392446
Seller Image
High Level Synthesis of ASICs under Timing and Synchronization Constraints
Print on DemandSeller: moluna, Greven, Germany
Seller rating 4 out of 5 stars
Gebunden. Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Computer-aided synthesis of digital circuits from behavioral level specifications offers an effective means to deal with increasing complexity of digital hardware design. High Level Synthesis of ASICs Under Timing and Synchronization Constra. Seller Inventory # 5971358
Stock Image
High Level Synthesis of ASICs under Timing and Synchronization Constraints
Seller: Books Puddle, New York, NY, U.S.A.
Seller rating 4 out of 5 stars
Condition: New. pp. 312. Seller Inventory # 26320299
Seller Image
High Level Synthesis of ASICs under Timing and Synchronization Constraints
Print on DemandSeller: preigu, Osnabrück, Germany
Seller rating 5 out of 5 stars
Buch. Condition: Neu. High Level Synthesis of ASICs under Timing and Synchronization Constraints | Giovanni Demicheli (u. a.) | Buch | xiv | Englisch | 1992 | Springer US | EAN 9780792392446 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu Print on Demand. Seller Inventory # 102548947