Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime® - Hardcover
Synopsis
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler® Physical Compiler® and PrimeTime®, Second Edition describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. In addition, the entire ASIC design flow methodology targeted for VDSM (Very-Deep-Sub-Micron) technologies is covered in detail.
The emphasis of this book is on real-time application of Synopsys tools, used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, physical synthesis, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-around described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basis of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solution.
Target audiences for this book are practicing ASIC design engineers and masters level students undertaking advanced VLSI courses on ASIC chip design and DFT techniques.
"synopsis" may belong to another edition of this title.
Other Popular Editions of the Same Title
Search results for Advanced ASIC Chip Synthesis: Using Synopsys® Design...
Seller Image
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler⢠Physical Compiler⢠and PrimeTime®
Seller: -OnTimeBooks-, Phoenix, AZ, U.S.A.
Seller rating 5 out of 5 stars
Condition: good. A copy that has been read, remains in good condition. All pages are intact, and the cover is intact. The spine and cover show signs of wear. Pages can include notes and highlighting and show signs of wear, and the copy can include "From the library of" labels or previous owner inscriptions. 100% GUARANTEE! Shipped with delivery confirmation, if you're not satisfied with purchase please return item for full refund. Ships via media mail. Seller Inventory # OTV.0792376447.G
Stock Image
Advanced ASIC Chip Synthesis: Using Synopsys(r) Design Compiler(tm) Physical Compiler(tm) and Primetime(r)
Seller: ThriftBooks-Dallas, Dallas, TX, U.S.A.
Seller rating 5 out of 5 stars
Hardcover. Condition: Good. No Jacket. Pages can have notes/highlighting. Spine may show signs of wear. ~ ThriftBooks: Read More, Spend Less. Seller Inventory # G0792376447I3N00
Seller Image
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler⢠Physical Compiler⢠and PrimeTime®
Seller: Austin Goodwill 1101, Austin, TX, U.S.A.
Seller rating 5 out of 5 stars
Condition: good. Book shows general signs of use and handling. May have light wear on the cover or edges and minimal writing or highlighting. Binding remains tight, and pages are clean and readable. Seller Inventory # CTXV.0792376447.G
Stock Image
Advanced ASIC Chip Synthesis: Using Synopsys� Design CompilerT Physical CompilerT and PrimeTime�
Seller: thebookforest.com, San Rafael, CA, U.S.A.
Seller rating 4 out of 5 stars
Condition: Like New. hardcover. Text block firm and clean, binding unblemished, boards straight, without highlights or underlining. Fine, like new condition. Supporting Bay Area Friends of the Library since 2010. Well packaged and promptly shipped. Seller Inventory # BAY02-00027
Stock Image
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler⢠Physical Compiler⢠and PrimeTime®
Seller: Books From California, Simi Valley, CA, U.S.A.
Seller rating 4 out of 5 stars
hardcover. Condition: Very Good. Some shelf wear. Seller Inventory # mon0003654387
Stock Image
Advanced ASIC Chip Synthesis: Using Synopsys(r) Design Compiler(tm) Physical Compiler(tm) and Primetime(r)
Seller: Lost Books, AUSTIN, TX, U.S.A.
Seller rating 5 out of 5 stars
Hard cover. 2nd 2002 ed. Sewn binding. Cloth over boards. 328 p. Contains: Unspecified. Audience: General/trade. Very good. Appears rarely used, if ever. May show slight shelf wear. All pages are crisp, clean, and unmarked. Seller Inventory # Alibris.0014733
Stock Image
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler⢠Physical Compiler⢠and PrimeTime®
Seller: GoldBooks, Denver, CO, U.S.A.
Seller rating 5 out of 5 stars
Hardcover. Condition: new. New Copy. Customer Service Guaranteed. Seller Inventory # 11T89_67_0792376447
Stock Image
Advanced ASIC Chip Synthesis : Using Synopsys® Design Compiler¿ Physical Compiler¿ and PrimeTime®
Seller: Buchpark, Trebbin, Germany
Seller rating 5 out of 5 stars
Condition: Gut. Zustand: Gut | Seiten: 364 | Sprache: Englisch | Produktart: Bücher | Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler® Physical Compiler® and PrimeTime®, Second Edition describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. In addition, the entire ASIC design flow methodology targeted for VDSM (Very-Deep-Sub-Micron) technologies is covered in detail. The emphasis of this book is on real-time application of Synopsys tools, used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, physical synthesis, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-around described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basis of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solution. Target audiences for this book are practicing ASIC design engineers and masters level students undertaking advanced VLSI courses on ASIC chip design and DFT techniques. Seller Inventory # 2700901/3
Seller Image
Advanced ASIC Chip Synthesis
Seller: moluna, Greven, Germany
Seller rating 4 out of 5 stars
Condition: New. Seller Inventory # 5970320
Buy New
£ 200.01
£ 42.48 shipping
Ships from Germany to U.S.A.
Ships from Germany to U.S.A.
Quantity: Over 20 available
Seller Image
Advanced ASIC Chip Synthesis
Published by
Springer, Humana Dez 2001, 2001
ISBN 10: 0792376447
ISBN 13: 9780792376446
New
Hardcover
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Buch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler® Physical Compiler® and PrimeTime®, Second Edition describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. In addition, the entire ASIC design flow methodology targeted for VDSM (Very-Deep-Sub-Micron) technologies is covered in detail. The emphasis of this book is on real-time application of Synopsys tools, used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, physical synthesis, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-around described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basis of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solution. Target audiences for this book are practicing ASIC design engineers and masters level students undertaking advanced VLSI courses on ASIC chip design and DFT techniques. 364 pp. Englisch. Seller Inventory # 9780792376446