Synopsis
System–on–a–chip (SoC) has become an essential technique to lowerproduct costs and maximize power efficiency, particularly as themobility and size requirements of electronics continues to grow. Ithas therefore become increasingly important for electricalengineers to develop a strong understanding of the key stages ofhardware description language (HDL) design flow based on cell–basedlibraries or field–programmable gate array (FPGA) devices. Honedand revised through years of classroom use, Lin focuses ondeveloping, verifying, and synthesizing designs of practicaldigital systems using the most widely used hardware descriptionLanguage: Verilog HDL.
- Explains how to perform synthesis and verification to achieveoptimized synthesis results and compiler times
- Offers complete coverage of Verilog syntax
- Illustrates the entire design and verification flow using anFPGA case study
- Presents real–world design examples such as LED and LCDdisplays, GPIO, UART, timers, and CPUs
- Emphasizes design/implementation tradeoff options, withcoverage of ASICs and FPGAs
- Provides an introduction to design for testability
- Gives readers deeper understanding by using problems and reviewquestions in each chapter
- Comes with downloadable Verilog HDL source code for mostexamples in the text
- Includes presentation slides of all book figures for studentreference
Digital System Designs and Practices Using Verilog HDL andFPGAs is an ideal textbook for either fundamental or advanceddigital design courses beyond the digital logic design level.Design engineers who want to become more proficient users ofVerilog HDL as well as design FPGAs with greater speed and accuracywill find this book indispensable.
"synopsis" may belong to another edition of this title.
About the Author
Ming–Bo Lin is a Professor of Electronic Engineering atNational Taiwan University of Science and Technology, and hasserved as adjunct Professor at National Taiwan University. He hasbeen teaching Computer Engineering and Microelectronics for overtwenty years. Lin′s research interests include VLSI system design,mixed–signal integrated circuit designs, parallel architectures andalgorithms, and embedded computer systems. He has published overforty journal and conference papers in these areas. In addition,Lin has directed the designs of over thirty ASICs and has consultedin industry extensively in the fields of ASIC, SoC, and embeddedsystem designs. During the past twenty years, he has translated twobooks and authored over ten books in Traditional Chinese.
Lin holds a B.Sc.degree in Electronic Engineering from the NationalTaiwan Institute of Technology, an M.Sc.degree in ElectricalEngineering from National Taiwan University, and a Ph.D. inElectrical Engineering from the University of Maryland, CollegePark.
From the Back Cover
System–on–a–chip (SoC) has become an essential technique to lowerproduct costs and maximize power efficiency, particularly as themobility and size requirements of electronics continues to grow. Ithas therefore become increasingly important for electricalengineers to develop a strong understanding of the key stages ofhardware description language (HDL) design flow based on cell–basedlibraries or field–programmable gate array (FPGA) devices. Honedand revised through years of classroom use, Lin focuses ondeveloping, verifying, and synthesizing designs of practicaldigital systems using the most widely used hardware descriptionLanguage: Verilog HDL.
- Explains how to perform synthesis and verification to achieveoptimized synthesis results and compiler times
- Offers complete coverage of Verilog syntax
- Illustrates the entire design and verification flow using anFPGA case study
- Presents real–world design examples such as LED and LCDdisplays, GPIO, UART, timers, and CPUs
- Emphasizes design/implementation tradeoff options, withcoverage of ASICs and FPGAs
- Provides an introduction to design for testability
- Gives readers deeper understanding by using problems and reviewquestions in each chapter
- Comes with downloadable Verilog HDL source code for mostexamples in the text
- Includes presentation slides of all book figures for studentreference
Digital System Designs and Practices: Using Verilog HDL andFPGAs is an ideal textbook for either fundamental or advanceddigital design courses beyond the digital logic design level.Design engineers who want to become more proficient users ofVerilog HDL as well as design FPGAs with greater speed and accuracywill find this book indispensable.
"About this title" may belong to another edition of this title.
Other Popular Editions of the Same Title
Search results for Digital System Designs and Practices: Using Verilog...
Stock Image
Digital System Designs and Practices: Using Verilog HDL and FPGAs
Seller: Grey Matter Books, Hadley, MA, U.S.A.
Seller rating 4 out of 5 stars
Hardcover. Condition: Very Good. Nice copy, oversized and rather thick, glossy boards with illustration and text, inside is bright and clean, priority/international shipping at cost. Seller Inventory # 005805
Seller Image
Digital System Designs and Practices: Using Verilog HDL and FPGAs
Seller: Big River Books, Powder Springs, GA, U.S.A.
Seller rating 5 out of 5 stars
Condition: good. This book is in good condition. The cover has minor creases or bends. The binding is tight and pages are intact. Some pages may have writing or highlighting. Seller Inventory # BRV.0470823232.G
Seller Image
Digital System Designs and Practices: Using Verilog HDL and FPGAs
Seller: WeBuyBooks, Rossendale, LANCS, United Kingdom
Seller rating 5 out of 5 stars
Condition: Very Good. Most items will be dispatched the same or the next working day. A copy that has been read, but is in excellent condition. Pages are intact and not marred by notes or highlighting. The spine remains undamaged. Seller Inventory # wbs5993066026
Buy Used
£ 43
£ 17.06 shipping
Ships from United Kingdom to U.S.A.
Ships from United Kingdom to U.S.A.
Quantity: 1 available