This book focusses on the spacer engineering aspects of novel MOS-based device–circuit co-design in sub-20nm technology node, its process complexity, variability, and reliability issues. It comprehensively explores the FinFET/tri-gate architectures with their circuit/SRAM suitability and tolerance to random statistical variations.
"synopsis" may belong to another edition of this title.
Sudeb Dasgupta, Brajesh Kumar Kaushik, Pankaj Kumar Pal
"About this title" may belong to another edition of this title.
Seller: THE SAINT BOOKSTORE, Southport, United Kingdom
Paperback / softback. Condition: New. New copy - Usually dispatched within 4 working days. 453. Seller Inventory # B9780367573553
Quantity: 1 available
Seller: Majestic Books, Hounslow, United Kingdom
Condition: New. pp. 154. Seller Inventory # 385822065
Quantity: 3 available
Seller: Biblios, Frankfurt am main, HESSE, Germany
Condition: New. pp. 154. Seller Inventory # 18378049188
Quantity: 3 available
Seller: Books Puddle, New York, NY, U.S.A.
Condition: New. pp. 154. Seller Inventory # 26378049198
Quantity: 3 available
Seller: moluna, Greven, Germany
Condition: New. Seller Inventory # 594590083
Quantity: Over 20 available
Seller: Mispah books, Redhill, SURRE, United Kingdom
paperback. Condition: New. New. book. Seller Inventory # ERICA82903675735556
Quantity: 1 available