This revised, updated and expanded text deals mainly with techniques used in uniprocessor architectures to attain high performance. Many of these techniques involve some form of parallelism, which is hidden from the user. Developments in the Cray and Cyber 205 architectures are detailed and new material is included on array architectures, using the DAP as a case study and on multiprocessor architectures using C.mmp, the butterfly and the transputer as examples. The material is designed to accompany undergraduate courses in computer architecture and constitute a core of material presented in third and fourth year courses in the Computer Science Department at Edinburgh University.
"synopsis" may belong to another edition of this title.
£ 8 shipping from United Kingdom to U.S.A.
Destination, rates & speedsSeller: Better World Books Ltd, Dunfermline, United Kingdom
Condition: Very Good. 2nd Revised edition. Ships from the UK. Used book that is in excellent condition. May show signs of wear or have minor defects. Seller Inventory # 53321363-20
Quantity: 1 available
Seller: Better World Books Ltd, Dunfermline, United Kingdom
Condition: Good. 2nd Revised edition. Ships from the UK. Former library book; may include library markings. Used book that is in clean, average condition without any missing pages. Seller Inventory # GRP63115843
Quantity: 2 available