VCS verified data transactions on SoC bus using AMBA AXI-04 protocol

Shaila S. Math

Published by LAP Lambert Academic Publishing Okt 2013, 2013
ISBN 10: 3659177903 / ISBN 13: 9783659177903
Used / Taschenbuch / Quantity Available: 0
Available From More Booksellers
View all  copies of this book

About the Book

We're sorry; this specific copy is no longer available. AbeBooks has millions of books. We've listed similar copies below.

Description:

Neuware - AMBA AXI-04 is an IP protocol which supports 16, masters and slaves interfacing. AMBA AXI-04 system consists of master, slave and interconnect. The system consists of five channels namely write address channel, write data channel, read address channel, read data channel, and write response channel. The AXI-04 update to AXI-03 includes the following: support for burst lengths up to 256 beats, updated write response requirements, removal of locked transactions and AXI-04 also includes information on the interoperability of components. The work aims to design master, slave and interconnect modules according to AMBA AXI-04 protocol, modelled in Verilog HDL. The simulation results for read and write operation of address and data are shown in VCS tool. The master and slave components have an interface with the test layer which provides necessary stimulus. This test layer is built exclusively to initiate the transaction and provide the meaningful inputs to master and slave. The operating frequency is set to 100MHz. Two test cases are run to perform multiple read and multiple write operations. To perform single read operation the module takes 160ns and for single write operation 565ns. 116 pp. Englisch. Bookseller Inventory #

About this title:

Synopsis: AMBA AXI-04 is an IP protocol which supports 16, masters and slaves interfacing. AMBA AXI-04 system consists of master, slave and interconnect. The system consists of five channels namely write address channel, write data channel, read address channel, read data channel, and write response channel. The AXI-04 update to AXI-03 includes the following: support for burst lengths up to 256 beats, updated write response requirements, removal of locked transactions and AXI-04 also includes information on the interoperability of components. The work aims to design master, slave and interconnect modules according to AMBA AXI-04 protocol, modelled in Verilog HDL. The simulation results for read and write operation of address and data are shown in VCS tool. The master and slave components have an interface with the test layer which provides necessary stimulus. This test layer is built exclusively to initiate the transaction and provide the meaningful inputs to master and slave. The operating frequency is set to 100MHz. Two test cases are run to perform multiple read and multiple write operations. To perform single read operation the module takes 160ns and for single write operation 565ns.

About the Author: Shaila S Math received M.Tech degree in VLSI from Visvesvaraya Technological University, India. She has published one national, international journal, and a IEEE conference paper. She is currently working as Assistant Professor in BMS Institute of Technology, Bangalore, India. She has been awarded with student IEEE membership as a best student.

"About this title" may belong to another edition of this title.

Bibliographic Details

Title: VCS verified data transactions on SoC bus ...
Publisher: LAP Lambert Academic Publishing Okt 2013
Publication Date: 2013
Binding: Taschenbuch
Book Condition: Neu

Top Search Results from the AbeBooks Marketplace

1.

Math, Shaila S. / Bharamagoudra, Manjula R.
ISBN 10: 3659177903 ISBN 13: 9783659177903
New Quantity Available: 1
Seller:
Rating
[?]

Book Description Book Condition: New. Publisher/Verlag: LAP Lambert Academic Publishing | IP protocol for System-on-Chip Communication | AMBA AXI-04 is an IP protocol which supports 16, masters and slaves interfacing. AMBA AXI-04 system consists of master, slave and interconnect. The system consists of five channels namely write address channel, write data channel, read address channel, read data channel, and write response channel. The AXI-04 update to AXI-03 includes the following: support for burst lengths up to 256 beats, updated write response requirements, removal of locked transactions and AXI-04 also includes information on the interoperability of components. The work aims to design master, slave and interconnect modules according to AMBA AXI-04 protocol, modelled in Verilog HDL. The simulation results for read and write operation of address and data are shown in VCS tool. The master and slave components have an interface with the test layer which provides necessary stimulus. This test layer is built exclusively to initiate the transaction and provide the meaningful inputs to master and slave. The operating frequency is set to 100MHz. Two test cases are run to perform multiple read and multiple write operations. To perform single read operation the module takes 160ns and for single write operation 565ns. | Format: Paperback | Language/Sprache: english | 171 gr | 220x150x6 mm | 116 pp. Bookseller Inventory # K9783659177903

More Information About This Seller | Ask Bookseller a Question

Buy New
44.66
Convert Currency

Add to Basket

Shipping: 2.66
From Germany to U.S.A.
Destination, Rates & Speeds

2.

Shaila S. Math
Published by LAP Lambert Academic Publishing Okt 2013 (2013)
ISBN 10: 3659177903 ISBN 13: 9783659177903
New Taschenbuch Quantity Available: 1
Seller:
Agrios-Buch
(Bergisch Gladbach, Germany)
Rating
[?]

Book Description LAP Lambert Academic Publishing Okt 2013, 2013. Taschenbuch. Book Condition: Neu. Neuware - AMBA AXI-04 is an IP protocol which supports 16, masters and slaves interfacing. AMBA AXI-04 system consists of master, slave and interconnect. The system consists of five channels namely write address channel, write data channel, read address channel, read data channel, and write response channel. The AXI-04 update to AXI-03 includes the following: support for burst lengths up to 256 beats, updated write response requirements, removal of locked transactions and AXI-04 also includes information on the interoperability of components. The work aims to design master, slave and interconnect modules according to AMBA AXI-04 protocol, modelled in Verilog HDL. The simulation results for read and write operation of address and data are shown in VCS tool. The master and slave components have an interface with the test layer which provides necessary stimulus. This test layer is built exclusively to initiate the transaction and provide the meaningful inputs to master and slave. The operating frequency is set to 100MHz. Two test cases are run to perform multiple read and multiple write operations. To perform single read operation the module takes 160ns and for single write operation 565ns. 116 pp. Englisch. Bookseller Inventory # 9783659177903

More Information About This Seller | Ask Bookseller a Question

Buy New
44.97
Convert Currency

Add to Basket

Shipping: 15.26
From Germany to U.S.A.
Destination, Rates & Speeds

3.

Shaila S. Math
Published by LAP Lambert Academic Publishing Okt 2013 (2013)
ISBN 10: 3659177903 ISBN 13: 9783659177903
New Taschenbuch Quantity Available: 1
Seller:
Rheinberg-Buch
(Bergisch Gladbach, Germany)
Rating
[?]

Book Description LAP Lambert Academic Publishing Okt 2013, 2013. Taschenbuch. Book Condition: Neu. Neuware - AMBA AXI-04 is an IP protocol which supports 16, masters and slaves interfacing. AMBA AXI-04 system consists of master, slave and interconnect. The system consists of five channels namely write address channel, write data channel, read address channel, read data channel, and write response channel. The AXI-04 update to AXI-03 includes the following: support for burst lengths up to 256 beats, updated write response requirements, removal of locked transactions and AXI-04 also includes information on the interoperability of components. The work aims to design master, slave and interconnect modules according to AMBA AXI-04 protocol, modelled in Verilog HDL. The simulation results for read and write operation of address and data are shown in VCS tool. The master and slave components have an interface with the test layer which provides necessary stimulus. This test layer is built exclusively to initiate the transaction and provide the meaningful inputs to master and slave. The operating frequency is set to 100MHz. Two test cases are run to perform multiple read and multiple write operations. To perform single read operation the module takes 160ns and for single write operation 565ns. 116 pp. Englisch. Bookseller Inventory # 9783659177903

More Information About This Seller | Ask Bookseller a Question

Buy New
44.97
Convert Currency

Add to Basket

Shipping: 15.26
From Germany to U.S.A.
Destination, Rates & Speeds

4.

Shaila S. Math
Published by LAP Lambert Academic Publishing Okt 2013 (2013)
ISBN 10: 3659177903 ISBN 13: 9783659177903
New Taschenbuch Quantity Available: 1
Print on Demand
Seller:
AHA-BUCH GmbH
(Einbeck, Germany)
Rating
[?]

Book Description LAP Lambert Academic Publishing Okt 2013, 2013. Taschenbuch. Book Condition: Neu. This item is printed on demand - Print on Demand Neuware - AMBA AXI-04 is an IP protocol which supports 16, masters and slaves interfacing. AMBA AXI-04 system consists of master, slave and interconnect. The system consists of five channels namely write address channel, write data channel, read address channel, read data channel, and write response channel. The AXI-04 update to AXI-03 includes the following: support for burst lengths up to 256 beats, updated write response requirements, removal of locked transactions and AXI-04 also includes information on the interoperability of components. The work aims to design master, slave and interconnect modules according to AMBA AXI-04 protocol, modelled in Verilog HDL. The simulation results for read and write operation of address and data are shown in VCS tool. The master and slave components have an interface with the test layer which provides necessary stimulus. This test layer is built exclusively to initiate the transaction and provide the meaningful inputs to master and slave. The operating frequency is set to 100MHz. Two test cases are run to perform multiple read and multiple write operations. To perform single read operation the module takes 160ns and for single write operation 565ns. 116 pp. Englisch. Bookseller Inventory # 9783659177903

More Information About This Seller | Ask Bookseller a Question

Buy New
44.97
Convert Currency

Add to Basket

Shipping: 26.29
From Germany to U.S.A.
Destination, Rates & Speeds

5.

Shaila S. Math, Manjula R. Bharamagoudra, Sunil Kumar S. Manvi
Published by LAP Lambert Academic Publishing (2013)
ISBN 10: 3659177903 ISBN 13: 9783659177903
New Paperback Quantity Available: 1
Seller:
The Book Depository EURO
(London, United Kingdom)
Rating
[?]

Book Description LAP Lambert Academic Publishing, 2013. Paperback. Book Condition: New. Language: English . Brand New Book. AMBA AXI-04 is an IP protocol which supports 16, masters and slaves interfacing. AMBA AXI-04 system consists of master, slave and interconnect. The system consists of five channels namely write address channel, write data channel, read address channel, read data channel, and write response channel. The AXI-04 update to AXI-03 includes the following: support for burst lengths up to 256 beats, updated write response requirements, removal of locked transactions and AXI-04 also includes information on the interoperability of components. The work aims to design master, slave and interconnect modules according to AMBA AXI-04 protocol, modelled in Verilog HDL. The simulation results for read and write operation of address and data are shown in VCS tool. The master and slave components have an interface with the test layer which provides necessary stimulus. This test layer is built exclusively to initiate the transaction and provide the meaningful inputs to master and slave. The operating frequency is set to 100MHz. Two test cases are run to perform multiple read and multiple write operations. To perform single read operation the module takes 160ns and for single write operation 565ns. Bookseller Inventory # KNV9783659177903

More Information About This Seller | Ask Bookseller a Question

Buy New
67.45
Convert Currency

Add to Basket

Shipping: 3
From United Kingdom to U.S.A.
Destination, Rates & Speeds

6.

Shaila S. Math
Published by LAP LAMBERT Academic Publishing (2012)
ISBN 10: 3659177903 ISBN 13: 9783659177903
Used Paperback Quantity Available: 1
Seller:
Books Express
(Portsmouth, NH, U.S.A.)
Rating
[?]

Book Description LAP LAMBERT Academic Publishing, 2012. Paperback. Book Condition: Good. Ships with Tracking Number! INTERNATIONAL WORLDWIDE Shipping available. May not contain Access Codes or Supplements. Buy with confidence, excellent customer service!. Bookseller Inventory # 3659177903

More Information About This Seller | Ask Bookseller a Question

Buy Used
150.11
Convert Currency

Add to Basket

Shipping: FREE
Within U.S.A.
Destination, Rates & Speeds