Stock Image

Adiabatic Logic: Future Trend and System Level Perspective (Springer Series in Advanced Microelectronics)

Philip Teichmann

0 ratings by Goodreads
ISBN 10: 940072344X / ISBN 13: 9789400723443
Published by Springer, 2011
Condition: Good Hardcover
From Books Express (Portsmouth, NH, U.S.A.)

AbeBooks Seller Since 14 August 2015 Seller Rating 5-star rating

Quantity Available: 1

Buy Used
Price: 290.96 Convert Currency
Shipping: Free Within U.S.A. Destination, rates & speeds
Add to basket

About this Item

Ships with Tracking Number! INTERNATIONAL WORLDWIDE Shipping available. May not contain Access Codes or Supplements. May be ex-library. Shipping & Handling by region. Buy with confidence, excellent customer service!. Bookseller Inventory # 940072344X

Ask Seller a Question

Bibliographic Details

Title: Adiabatic Logic: Future Trend and System ...

Publisher: Springer

Publication Date: 2011

Binding: Hardcover

Book Condition:Good

Edition: 2012.

About this title

Synopsis:

Adiabatic logic is a potential successor for static CMOS circuit design when it comes to ultra-low-power energy consumption. Future development like the evolutionary shrinking of the minimum feature size as well as revolutionary novel transistor concepts will change the gate level savings gained by adiabatic logic. In addition, the impact of worsening degradation effects has to be considered in the design of adiabatic circuits. The impact of the technology trends on the figures of merit of adiabatic logic, energy saving potential and optimum operating frequency, are investigated, as well as degradation related issues. Adiabatic logic benefits from future devices, is not susceptible to Hot Carrier Injection, and shows less impact of Bias Temperature Instability than static CMOS circuits. Major interest also lies on the efficient generation of the applied power-clock signal. This oscillating power supply can be used to save energy in short idle times by disconnecting circuits. An efficient way to generate the power-clock is by means of the synchronous 2N2P LC oscillator, which is also robust with respect to pattern-induced capacitive variations. An easy to implement but powerful power-clock gating supplement is proposed by gating the synchronization signals. Diverse implementations to shut down the system are presented and rated for their applicability and other aspects like energy reduction capability and data retention. Advantageous usage of adiabatic logic requires compact and efficient arithmetic structures. A broad variety of adder structures and a Coordinate Rotation Digital Computer are compared and rated according to energy consumption and area usage, and the resulting energy saving potential against static CMOS proves the ultra-low-power capability of adiabatic logic. In the end, a new circuit topology has to compete with static CMOS also in productivity. On a 130nm test chip, a large scale test vehicle containing an FIR filter was implemented in adiabatic logic, utilizing a standard, library-based design flow, fabricated, measured and compared to simulations of a static CMOS counterpart, with measured saving factors compliant to the values gained by simulation. This leads to the conclusion that adiabatic logic is ready for productive design due to compatibility not only to CMOS technology, but also to electronic design automation (EDA) tools developed for static CMOS system design.

About the Author:

Philip Teichmann studied electrical engineering at the Technische Universitat Munchen with a focus on the physics of electronic devices and microelectronics. During his work at the Institute of Technical Electronics at the Technische Univeristat Munchen he focused on the design of circuits for ultra low-power energy consumption. He has authored and co-authored several papers on Adiabatic Logic and presented his work at international conferences.

"About this title" may belong to another edition of this title.

Store Description

Visit Seller's Storefront

Terms of Sale:

Buy with confidence. Excellent customer service. 30 day return policy.

Books Express LLC
1465 Woodbury Ave
#400
Portsmouth NH 03801

Shipping Terms:

Default shipping is by USPS Media Mail and frequently USPS Priority Mail or UPS Ground is used. Books should arrive within 5-45 business days for expedited shipping, and 7-60 business days for standard shipping. Standard shipping can on occasion take up to 60 days for delivery.

List this Seller's Books

Payment Methods
accepted by seller

Visa Mastercard American Express

Check Money Order PayPal Invoice Bank Draft Bank/Wire Transfer Direct Debit (Personally Authorized Payment)