Items related to Design Of High Performance CMOS Circuits Using Domino...

Design Of High Performance CMOS Circuits Using Domino Logic - Softcover

 
9783639712810: Design Of High Performance CMOS Circuits Using Domino Logic

Synopsis

Dynamic logic circuits have been popularly used in advanced high speed processors as they occupy less area and have higher speed in comparison with the static CMOS counterparts. Domino logic is one of the popular dynamic logic. The major problems with domino gates are higher dynamic power, static power and lower noise immunity than static logic circuits. In this work, an attempt has been made to design novel circuit techniques for robust, energy-efficient and high performance domino logic circuits in deep submicron technology. All the existing and proposed techniques have been simulated and tested using VLSI back end tools. The logic swing at the output, power dissipation, propagation delay, PDP, area, and noise margins have been evaluated. The study has been carried in 65 nm technology at clock frequencies of 0.05 to 1.5 GHz. The attempt of designing novel circuit techniques for robust, energy-efficient, and high performance domino logic circuits in DSM technology has been achieved. The designed circuits are having better results than the existing circuits in terms of power dissipation, propagation delay, PDP, and noise immunity.

"synopsis" may belong to another edition of this title.

About the Author

Salendra Govindarajulu is working as a Professor in the Dept. of Electronics & Communication Engg. at RGMCET, Nandyal, Andhra Pradesh, India. He completed B.Tech (ECE) from RGMCET, NANDYAL, JNTUH, A.P., INDIA in 1999. He completed M.Tech from NITC, Calicut, KERALA, INDIA in 2001. He completed Ph.D in Low Power VLSI Design from JNTUH, Hyderabad.

"About this title" may belong to another edition of this title.

Buy New

View this item

£ 21.52 shipping from Germany to United Kingdom

Destination, rates & speeds

Search results for Design Of High Performance CMOS Circuits Using Domino...

Seller Image

S. Govindarajulu|T. Jayachandra Prasad
Published by Scholars\' Press, 2014
ISBN 10: 3639712811 ISBN 13: 9783639712810
New Softcover
Print on Demand

Seller: moluna, Greven, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Govindarajulu S.Salendra Govindarajulu is working as a Professor in the Dept. of Electronics & Communication Engg. at RGMCET, Nandyal, Andhra Pradesh, India. He completed B.Tech (ECE) from RGMCET, NANDYAL, JNTUH, A.P., INDIA in 1999. Seller Inventory # 4999449

Contact seller

Buy New

£ 63.47
Convert currency
Shipping: £ 21.52
From Germany to United Kingdom
Destination, rates & speeds

Quantity: Over 20 available

Add to basket

Seller Image

S. Govindarajulu
Published by Scholars' Press Mrz 2014, 2014
ISBN 10: 3639712811 ISBN 13: 9783639712810
New Taschenbuch
Print on Demand

Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Dynamic logic circuits have been popularly used in advanced high speed processors as they occupy less area and have higher speed in comparison with the static CMOS counterparts. Domino logic is one of the popular dynamic logic. The major problems with domino gates are higher dynamic power, static power and lower noise immunity than static logic circuits. In this work, an attempt has been made to design novel circuit techniques for robust, energy-efficient and high performance domino logic circuits in deep submicron technology. All the existing and proposed techniques have been simulated and tested using VLSI back end tools. The logic swing at the output, power dissipation, propagation delay, PDP, area, and noise margins have been evaluated. The study has been carried in 65 nm technology at clock frequencies of 0.05 to 1.5 GHz. The attempt of designing novel circuit techniques for robust, energy-efficient, and high performance domino logic circuits in DSM technology has been achieved. The designed circuits are having better results than the existing circuits in terms of power dissipation, propagation delay, PDP, and noise immunity. 244 pp. Englisch. Seller Inventory # 9783639712810

Contact seller

Buy New

£ 79.75
Convert currency
Shipping: £ 9.47
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 2 available

Add to basket

Seller Image

S. Govindarajulu
Published by Scholars' Press, 2014
ISBN 10: 3639712811 ISBN 13: 9783639712810
New Taschenbuch
Print on Demand

Seller: AHA-BUCH GmbH, Einbeck, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Dynamic logic circuits have been popularly used in advanced high speed processors as they occupy less area and have higher speed in comparison with the static CMOS counterparts. Domino logic is one of the popular dynamic logic. The major problems with domino gates are higher dynamic power, static power and lower noise immunity than static logic circuits. In this work, an attempt has been made to design novel circuit techniques for robust, energy-efficient and high performance domino logic circuits in deep submicron technology. All the existing and proposed techniques have been simulated and tested using VLSI back end tools. The logic swing at the output, power dissipation, propagation delay, PDP, area, and noise margins have been evaluated. The study has been carried in 65 nm technology at clock frequencies of 0.05 to 1.5 GHz. The attempt of designing novel circuit techniques for robust, energy-efficient, and high performance domino logic circuits in DSM technology has been achieved. The designed circuits are having better results than the existing circuits in terms of power dissipation, propagation delay, PDP, and noise immunity. Seller Inventory # 9783639712810

Contact seller

Buy New

£ 79.75
Convert currency
Shipping: £ 12.05
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 1 available

Add to basket

Seller Image

S. Govindarajulu
Published by Scholars' Press Mär 2014, 2014
ISBN 10: 3639712811 ISBN 13: 9783639712810
New Taschenbuch

Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany

Seller rating 5 out of 5 stars 5-star rating, Learn more about seller ratings

Taschenbuch. Condition: Neu. Neuware -Dynamic logic circuits have been popularly used in advanced high speed processors as they occupy less area and have higher speed in comparison with the static CMOS counterparts. Domino logic is one of the popular dynamic logic. The major problems with domino gates are higher dynamic power, static power and lower noise immunity than static logic circuits. In this work, an attempt has been made to design novel circuit techniques for robust, energy-efficient and high performance domino logic circuits in deep submicron technology. All the existing and proposed techniques have been simulated and tested using VLSI back end tools. The logic swing at the output, power dissipation, propagation delay, PDP, area, and noise margins have been evaluated. The study has been carried in 65 nm technology at clock frequencies of 0.05 to 1.5 GHz. The attempt of designing novel circuit techniques for robust, energy-efficient, and high performance domino logic circuits in DSM technology has been achieved. The designed circuits are having better results than the existing circuits in terms of power dissipation, propagation delay, PDP, and noise immunity.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 244 pp. Englisch. Seller Inventory # 9783639712810

Contact seller

Buy New

£ 79.75
Convert currency
Shipping: £ 30.14
From Germany to United Kingdom
Destination, rates & speeds

Quantity: 2 available

Add to basket