Items related to Design-for-Test and Test Optimization Techniques for...
Synopsis
This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain. Coverage includes topics ranging from die-level wrappers, self-test circuits, and TSV probing to test-architecture design, test scheduling, and optimization. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 3D ICs a reality and commercially viable.
"synopsis" may belong to another edition of this title.
About the Author
Krishnendu Chakrabarty is a Professor of Electrical and Computer Engineering at Duke University. He received his PhD from University of Michigan. He is a Fellow of IEEE and a Distinguished Engineer of ACM.
From the Back Cover
This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain. Coverage includes topics ranging from die-level wrappers, self-test circuits, and TSV probing to test-architecture design, test scheduling, and optimization. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 3D ICs a reality and commercially viable.
• Provides a comprehensive guide to the challenges and solutions for the testing of TSV-based 3D stacked ICs;
• Includes in-depth explanation of key test and design-for-test technologies, emerging standards, and test- architecture and test-schedule optimizations;
• Encompasses all aspects of test as related to 3D ICs, including pre-bond and post-bond test as well as the test optimization and scheduling necessary to ensure that 3D testing remains cost-effective.
"About this title" may belong to another edition of this title.
Other Popular Editions of the Same Title
Search results for Design-for-Test and Test Optimization Techniques for...
Stock Image
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs
Seller: Ria Christie Collections, Uxbridge, United Kingdom
Seller rating 5 out of 5 stars
Condition: New. In. Seller Inventory # ria9783319023779_new
Quantity: Over 20 available
Seller Image
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs
Published by
Springer International Publishing, 2013
ISBN 10: 3319023772
ISBN 13: 9783319023779
New
Hardcover
Seller: moluna, Greven, Germany
Seller rating 4 out of 5 stars
Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Provides a comprehensive guide to the challenges and solutions for the testing of TSV-based 3D stacked ICsIncludes in-depth explanation of key test and design-for-test technologies, emerging standards, and test- architecture and test-schedule opti. Seller Inventory # 4496418
Quantity: Over 20 available
Seller Image
Design-for-Test and Test Optimization Techniques for TSV-Based 3D Stacked ICs
Seller: GreatBookPrices, Columbia, MD, U.S.A.
Seller rating 5 out of 5 stars
Condition: New. Seller Inventory # 20266314-n
Quantity: 15 available
Seller Image
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs
Published by
Springer International Publishing Dez 2013, 2013
ISBN 10: 3319023772
ISBN 13: 9783319023779
New
Buch
Seller: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germany
Seller rating 5 out of 5 stars
Buch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain. Coverage includes topics ranging from die-level wrappers, self-test circuits, and TSV probing to test-architecture design, test scheduling, and optimization. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 3D ICs a reality and commercially viable. 264 pp. Englisch. Seller Inventory # 9783319023779
Quantity: 2 available
Stock Image
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs
Seller: Best Price, Torrance, CA, U.S.A.
Seller rating 5 out of 5 stars
Condition: New. SUPER FAST SHIPPING. Seller Inventory # 9783319023779
Quantity: 2 available
Seller Image
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs
Published by
Springer International Publishing, 2013
ISBN 10: 3319023772
ISBN 13: 9783319023779
New
Hardcover
Seller: AHA-BUCH GmbH, Einbeck, Germany
Seller rating 5 out of 5 stars
Buch. Condition: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain. Coverage includes topics ranging from die-level wrappers, self-test circuits, and TSV probing to test-architecture design, test scheduling, and optimization. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 3D ICs a reality and commercially viable. Seller Inventory # 9783319023779
Quantity: 1 available
Stock Image
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs
Seller: California Books, Miami, FL, U.S.A.
Seller rating 5 out of 5 stars
Condition: New. Seller Inventory # I-9783319023779
Quantity: Over 20 available
Seller Image
Design-for-Test and Test Optimization Techniques for TSV-Based 3D Stacked ICs
Seller: GreatBookPrices, Columbia, MD, U.S.A.
Seller rating 5 out of 5 stars
Condition: As New. Unread book in perfect condition. Seller Inventory # 20266314
Quantity: 15 available
Seller Image
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs
ISBN 10: 3319023772
ISBN 13: 9783319023779
New
Buch
Seller: buchversandmimpf2000, Emtmannsberg, BAYE, Germany
Seller rating 5 out of 5 stars
Buch. Condition: Neu. Neuware -This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain. Coverage includes topics ranging from die-level wrappers, self-test circuits, and TSV probing to test-architecture design, test scheduling, and optimization. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 3D ICs a reality and commercially viable.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 264 pp. Englisch. Seller Inventory # 9783319023779
Quantity: 2 available
Stock Image
Design-for-test and Test Optimization Techniques for TSV-based 3D Stacked ICs
Published by
Springer International Publishing AG, 2013
ISBN 10: 3319023772
ISBN 13: 9783319023779
New
Hardcover
Seller: Kennys Bookshop and Art Galleries Ltd., Galway, GY, Ireland
Seller rating 5 out of 5 stars
Condition: New. Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs Num Pages: 263 pages, 18 black & white illustrations, 115 colour illustrations, 23 black & white tables, biogra. BIC Classification: TJFC; TJFD; UYF. Category: (P) Professional & Vocational. Dimension: 243 x 157 x 16. Weight in Grams: 514. . 2013. 2014th Edition. Hardcover. . . . . Seller Inventory # V9783319023779
Quantity: 15 available