Verification Techniques for System-Level Design - Softcover

Fujita, Masahiro

Softcover

ISBN 10: 0124054617 ISBN 13: 9780124054615

Publisher: Morgan Kaufmann, 2014

Synopsis

This book will explain how to verify SoC (Systems on Chip) logic designs using 'formal' and 'semiformal' verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in 'functional' verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity. For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs.

About this title

About the Author

*Spent 15 years at Fujitsu research laboratories.*Research on synthesis and verification of digital systems for more than 25 years*Full professor at VLSI Design and Education Center in the University of Tokyo

Edition details

• Publisher: Morgan Kaufmann
• Publication date: 2014
• Language: English
• ISBN 10: 0124054617
• ISBN 13: 9780124054615
• Binding: Paperback
• Number of pages: 250